verilog-to-routing / vtr-verilog-to-routing Public

Notifications You must be signed in to change notification settings
Fork 412
Star 1.1k

Code
Issues 290
Pull requests 57
Discussions
Actions
Security
Insights

Additional navigation options

Code
Issues
Pull requests
Discussions
Actions
Security
Insights

Issues: verilog-to-routing/vtr-verilog-to-routing

Beta

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

290 Open 792 Closed

Author

Filter by author

Label

Filter by label

Use alt + click/return to exclude labels

or ⇧ + click/return for logical OR

Projects

Filter by project

Milestones

Filter by milestone

Assignee

Filter by who’s assigned

Assigned to nobody

Sort

Sort by

Newest Oldest Most commented Least commented Recently updated Least recently updated Best match

Most reactions

Issues list

make vpr viewer work properly with flat routing enabled

#3064 opened May 20, 2025 by w0lek

draw critical path contour doesn't work with "crit path routing" drawing mode

#3062 opened May 20, 2025 by w0lek

show available device resources mode and than exit

#3060 opened May 20, 2025 by w0lek

ODIN struggles to unroll for-loop

#3057 opened May 19, 2025 by barguello

[Place] Unnecessary microoptimization in override_delay_model Good First Issue

Good issues for new or first-time contributors

VPR

VPR FPGA Placement & Routing Tool

#3049 opened May 16, 2025 by AmirhosseinPoolad

Clarify pack, place, route, analysis on vs. off reporting

#3039 opened May 14, 2025 by vaughnb-cerebras

Add ezgl Doxygen api documentation to to the VTR docs

#3036 opened May 13, 2025 by vaughnbetz

[Parallel Router] Random strong test failures

#3029 opened May 9, 2025 by AmirhosseinPoolad

[STA] Post-Implementation STA Support for Dedicated Clock Network Modeling

#3027 opened May 7, 2025 by AlexandreSinger

GUI not showing wires between connected CLBs despite highlighting

#3015 opened May 1, 2025 by andrecavalcante

[LibArchFPGA] Logical Models More Cleanups

#3012 opened Apr 30, 2025 by AlexandreSinger

5 tasks

[Packer] Prepacker handling of pack pattern pins with net fanout > 1

#2996 opened Apr 22, 2025 by amin1377

[AP] Using Pin Offsets During Global Placement

#2995 opened Apr 22, 2025 by AlexandreSinger

[Pack] Unneccesary mutation of the atom to clb lookup global context in packer

#2992 opened Apr 22, 2025 by AmirhosseinPoolad

[AP][GP] High-Fanout Nets Handling

#2974 opened Apr 13, 2025 by AlexandreSinger

3D SIV switch block bug

#2973 opened Apr 11, 2025 by vaughnbetz

[Pack][Timing] Pre-Cluster Timing Analysis May Not Be Aware of Molecules

#2972 opened Apr 11, 2025 by AlexandreSinger

genfasm command failing in VPR flow

#2963 opened Apr 5, 2025 by muthu-iisc

Expand y_range Search for ymax

#2959 opened Apr 1, 2025 by amin1377

Improve NoC arch tag documentation, and add ability to use equations in NoC tags

#2948 opened Mar 21, 2025 by vaughnbetz

Change default noc_biased_centroid_move weight

#2936 opened Mar 17, 2025 by vaughnbetz

Parmys Failed to load architecture file

#2927 opened Mar 11, 2025 by huma4921

VTR standard benchmarks behave abnormally with '-parser system-verilog'

#2922 opened Mar 4, 2025 by Junius00

Document TitanNew benchmark suite

#2909 opened Feb 24, 2025 by vaughnbetz

Document Hermes benchmark suite

#2908 opened Feb 24, 2025 by vaughnbetz

Previous 1 2 3 4 5 … 11 12 Next

Previous Next

ProTip! Follow long discussions with comments:>50.

Provide feedback

Saved searches

Use saved searches to filter your results more quickly