Skip to content

Xtensa patches (16.x) (Do not merge, PR created for easier review only) #67

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 159 commits into from

Conversation

gerekon
Copy link
Collaborator

@gerekon gerekon commented Apr 26, 2023

No description provided.

andreisfr added 30 commits April 5, 2023 00:58
Initial codegen support for simple ALU operations.
 operations.

Lower ConstantPool, GlobalAddress, BlockAddress and JumpTable.
Implement lowering of External and JumpTable symbols to MCInst
representation.
Implement lowering of dynamic_stackalloc,
stacksave, stackrestore.
Also lower SHL, SRA, SRL with register operands.
 patterns.

Implement load unsigned 8-bit pseudo operation. Implement
extending loads patterns extloadi1/i8/i16.
Add support for llvm.{frameaddress,returnaddress} intrinsics.
Implement volatile load/store from/to volatile memory location.
 scavenger.

Reserve an emergency spill slot for the register scavenger
when Windowed Call ABI is used.
Also implement User Registers class.
 SELECT_CC/SETCC/BR_CC.

Implement DAG Combine for BRCOND operation with f32 operands.
The constant islands pass is always executed for large code model.
Also currently is disabled support of the hardware loops for large code model, need to
add support for hwloops in constant islands pass in future.
 Do not use constant pool for aggregate or vector constant types,
 in such cases create global variable.
@gerekon gerekon closed this Sep 1, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants